RTL Design Engineer in Austin

Energy Jobline is the largest and fastest growing global Energy Job Board and Energy Hub. We have an audience reach of over 7 million energy professionals, 400,000+ monthly advertised global energy and engineering jobs, and work with the leading energy companies worldwide.

We focus on the Oil & Gas, Renewables, Engineering, Power, and Nuclear markets as well as emerging technologies in EV, Battery, and Fusion. We are committed to ensuring that we offer the most exciting career opportunities from around the world for our jobseekers.

Job Description

Key responsibilities include: • Work on RTL design of System IP blocks • Work independently while closely collaborating with other designers as well as members of verification, physical design, performance and power teams • Work on developing and maintaining Front-End Tools, Flows and Methodologies • Work on creating scripts that automate repetitive daily tasks of team members • Support Silicon bring-up activities

Requirements

Minimum requirements: • Proficient in RTL design using Verilog and System Verilog • Experienced in setting up and maintaining front-end tools for Synthesis, LEC, Lint and Low Power Analysis • Excellent debug and problem-solving skills. Experienced in Silicon bring-up activities • Experienced in timing and coverage closure • Proficient with UNIX/Linux and programming such as PERL, Python, TCL, and Unix Shell Scripting • Prior experience of having worked with interconnects, caches and/or cache coherency would be an added advantage candidate will possess the following: • Verilog/System Verilog • GIT • Perl • Python • Tcl/Tk • C/C++ • Jenkins, Jira

If you are interested in applying for this job please press the Apply Button and follow the application process. Energy Jobline wishes you the very best of luck in your next career move.