Memory Design Engineer in Milpitas
Energy Jobline is the largest and fastest growing global Energy Job Board and Energy Hub. We have an audience reach of over 7 million energy professionals, 400,000+ monthly advertised global energy and engineering jobs, and work with the leading energy companies worldwide.
We focus on the Oil & Gas, Renewables, Engineering, Power, and Nuclear markets as well as emerging technologies in EV, Battery, and Fusion. We are committed to ensuring that we offer the most exciting career opportunities from around the world for our jobseekers.
Job Description
Memory Design Engineer
Milpitas CA
Job Description:
We are looking for a high-caliber engineer with rich PCle experience to own the end-to-end system design for our next- NVMe SSD product lines. You will bridge the gap between ASIC/SoC integration, firmware architecture, and platform interoperability.
Core Responsibilities
• Architecture & Design: Own the system-level PCle Gen5/ Gen6 architecture from an endpoint perspective, including PHY/MAC
review and SoC integration.
• Driver & Firmware
Leadership: Serve as a technical lead for high-performance PCle kernel-mode drivers (Linux/Windows) and define firmware guidelines for robust link training (LTSSM) and power management.
• Complex Topologies:
Architect driver logic for sophisticated hardware
setups involving external PCle switches and multiple endpoints.
• Validation & Debug: Lead system-level triage for PCle behaviors, including AER (Advanced Error Reporting), reset flows, and interoperability across diverse host platforms.
• Compliance: Ensure full adherence to PCI-SIG standards and NVMe specifications during bring-up and qualification.
• Mentorship: Provide
technical direction and mentor junior engineers, fostering a culture of excellence in low-level software and high-speed design.
Required Skills & Qualifications
• Protocol Expertise: Deep knowledge of PCle Gen5/ Gen6, NVMe, and high-speed interface solutions like SerDes.
• Programming: Proficient in C/ C++ for embedded systems and Python for test automation and triage.
• Lab Proficiency: Hands-on experience with protocol analyzers, oscilloscopes, and logic analyzers for hardware/ firmware debug.
• Architecture: Strong understanding of SoC/ASIC registers, power domains, and sideband signaling.
If you are interested in applying for this job please press the Apply Button and follow the application process. Energy Jobline wishes you the very best of luck in your next career move.