Digital Verification Engineer - 1999764 in Campbell

Energy Jobline is the largest and fastest growing global Energy Job Board and Energy Hub. We have an audience reach of over 7 million energy professionals, 400,000+ monthly advertised global energy and engineering jobs, and work with the leading energy companies worldwide.

We focus on the Oil & Gas, Renewables, Engineering, Power, and Nuclear markets as well as emerging technologies in EV, Battery, and Fusion. We are committed to ensuring that we offer the most exciting career opportunities from around the world for our jobseekers.

Job DescriptionJob Description

Digital Verification Engineer

Responsibilities:

• Develop test plans and verification infrastructure for low-power ASIC designs
• Build verification environments using SV/UVM methodology
• Build reusable bus functional models, drivers, monitors, checkers and scoreboards
• Debug/triage automated regressions, run gate level simulations, and perform coverage analysis

Requirements:

• Proficiency in verification test planning, test bench architecture, assertions, problem solving and debugging
• Constrained random verification experience with System Verilog using OVM or UVM
• Set up coverage driven verification (code/functional/assertion coverage)
• Strong knowledge of Verilog or VHDL
• BS or MS () degree in EE or equivalent, with 5+ years of experience

Nice to Have:

• Experience in testbenches (block, system) and setting up verification flow from ground-up
• Understands secure/non-secure, interrupts, memory, and clock frequency switching
• Familiar with low-power designs, understands power saving techniques and verifications
• Wireless communications, knowledge of BLE at the protocol level

Location:

• Campbell (Silicon Valley), California, USA
• Irvine, California, USA

If you are interested in applying for this job please press the Apply Button and follow the application process. Energy Jobline wishes you the very best of luck in your next career move.